Configurable H-Bridge Driver

Features

- H-Bridge or Dual Half-Bridge Operation
- 20- to 40-V Supply
- Static (dc) Operation

- Cross-Conduction Protected
- Current Limit
- Undervoltage Lockout
- ESD Protected
- Fault Output


Description

The Si9978DW is an integrated driver for an n-channel MOSFET H-bridge. The mode control allows operation as either a full H-bridge driver or as two independent half-bridges. The DIR/PWM input configuration allows easy implementation of either sign/magnitude or anti-phase PWM drive schemes for full H-bridges. Schmitt triggers on the inputs provide logic signal compatibility and hysteresis for increased noise immunity. An internal low-voltage regulator allows the device to be powered directly from a system supply of 20 to 40 volts. All n-channel gates are driven directly from low-impedance outputs. The addition of one external capacitor per half-bridge allows internal

circuitry to level shift both the power supply and logic signal for the high-side n-channel gate drives. Internal charge pumps replace leakage current lost in the high-side driver circuits to provide "static" (dc) operation in any output condition. Protection features include an undervoltage lockout, cross-conduction prevention logic, and overcurrent monitors.

The Si9978DW is available in the 24-pin wide-body SOIC (surface mount) package, specified to operate over the industrial (-40 to +85°C) temperature range.

Functional Block Diagram



TEMIC

Si9978DW

Siliconix

Absolute Maximum Ratings

Voltage on pins 2–7 with respect to ground -0.3 to $V_{DD} + 0.3$ V	Operating Temperature (T_A) -40 to $+85$ °C
Voltage on pin 240.3 to 50 V	Storage Temperature65 to 150°C
Voltage on pins 17, 19, 21, 230.3 to +60 V	Maximum Junction Temperature (T_J)
Voltage on pins 18, 222 to 50 V	Power Dissipation 500 mW

Recommended Operating Conditions

V+	+20 to 40 V _{DC}
R_A, R_B	\dots 100 k Ω

Specifications

		Test Conditions Unless Otherwise Specified		Limits -40 to 85°C				
Parameter	Symbol	V + = 20 to 40 V	Min ^a	Typ ^b Max ^a		Unit		
Power			•	•				
Supply Voltage Range	V+		20		40	V		
Logic Voltage	V_{DD}		14.5	16	17.5	1 `		
Supply Current	I+	$I_{DD} = 0 \text{ mA}$		3	5	mA		
Inputs (DIR, PWM, EN, QS, MC	DDE, BRK)							
High-State	V_{IH}		4.0			V		
Low-State	V_{IL}				1.0	1		
High-State Input Current	I_{IH}	$V_{\mathrm{IH}} = V_{\mathrm{DD}}$			10	4		
Low-State Input Current	I_{IL}	$V_{IL} = 0 V$	-100	-50	-25	μΑ		
Outputs			•	•		•		
Low-Side Gate Drive, High State	V_{GBH}		14	16	17.5			
Low-Side Gate Drive, Low State	V_{GBL}				1	$\mathbf{I}_{\mathbf{v}}$		
High-Side Gate Drive, High State	V_{GTH}	$\mathbf{c} = \mathbf{o}\mathbf{w}$	14	16	18	1 `		
High-Side Gate Drive, Low State	V_{GTL}	$S_{A, B} = 0 V$			1	1		
Low-Side Switching, Rise Time	t_{rL}			110				
Low-Side Switching, Fall Time	$t_{ m fL}$	Rise Time = 1 to 10 V Fall Time = 10 to 1 V		50		n s		
High-Side Switching, Rise Time	t _{rH}	$C_{L} = 600 \text{ p F}$		110				
High-Side Switching, Fa	ll T _{fl} ime			50				
Break-Before-Make Time				250				
FAULT, CL	V_{OL}	$I_{OL} = 1 \text{ mA}$			0.4	V		
FAULT, CL Leakage Current	I _{OH}	$\overline{\text{FAULT}}, \overline{\text{CL}} = V_{\text{DD}}$		0.2	10	μΑ		
Protection					_			
Low-Side Undervoltage Lockout	UVLL			$0.8~\mathrm{V_{DD}}$				
Low-Side Hysteresis	V_{H}			0.8		V		
High-Side Undervoltage Lockout	UVLH	$S_{A, B} = 0 V$		V _{DD} -3.3 V		1		

Specifications

		Test Conditions Unless Otherwise Specified	Limits -40 to 85°C					
Parameter	Symbol	V+ = 20 to 40 V	Min ^a	Min ^a Typ ^b Max ^a				
Current Limit								
Comparator Input Bias Current	I_{IB}		-5	-0.2	5	μΑ		
Comparator Threshold Voltage	V	$T_A = 25^{\circ}C$	90	100	110	mV		
Comparator Tirreshold voltage	V_{TH}		85		115	111 V		
One Shot Pulse	t	$R_A, R_B = 100 \text{ k}\Omega, C_A, C_B = 100 \text{ pF}$	8	10	12	116		
Width	t _p	$R_A, R_B = 100 \text{ k}\Omega, C_A, C_B = 0.001 \mu\text{F}$	80	100	120	μs		
Propagation Delay	t _{pd}	$C_L = 600 \text{ pF}$		600		ns		

Truth Table

H-Bridge Mode


MODE	DIR/ IN _A	EN/ EN _A	QS/ IN _B	PWM/ EN _B	BRK	IL _A +	IL _B +	GT_A	GBA	GT _B	GB _B	TAULT _B	FAULT/ FAULT _A	Condition
1	1	1	1	7	0	L	X	Н	L	L	7	1	1	
1	1	1	0	5	0	L	X	7	L	L	7	1	1	Normal Operation
1	0	1	1	7	0	L	X	L	7	Н	L	1	1	
1	0	1	0	7	0	L	X	L	7	7	L	1	1	
1	X	1	X	X	1	L	X	L	Н	L	Н	1	1	Brake
1	X	0	X	X	X	L	X	L	L	L	L	1	1	Disable
1	X	1	X	X	0	7	X	L	L	L	L	7	7	Overcurrent
1	X	X	X	X	X	X	X	L	L	L	L	1	0	Undervoltage on V _{DD}

Half-Bridge Mode

MODE	DIR/ IN _A	EN/ EN _A	QS/ IN _B	PWM/ EN _B	BRK	IL _A +	IL _B +	GT _A	GBA	GT _B	GB _B	TAULT _B	FAULT/ FAULT _A	Condition
0	1	1	X	0	X	L	L	Н	L	L	L	1	1	
0	0	1	X	0	X	L	L	L	Н	L	L	1	1	Normal
0	X	0	1	1	X	L	L	L	L	Н	L	1	1	Operation
0	X	0	0	1	X	L	L	L	L	L	Н	1	1	
0	X	1	X	X	X	Л	X	L	L	X	X	1	T	Overcurrent on A
0	X	X	X	1	X	X	几	X	X	L	L	Т	1	Overcurrent on B
0	X	X	X	X	X	X	X	L	L	L	L	0	0	Undervoltage on V _{DD}

Notes:
a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Pin Configuration



Pin Description

Pin 1: V_{DD}

 $V_{\rm DD}$ is an internally generated voltage. It is connected to this pin to allow connection of a decoupling capacitor. A minimum of 1 μF is recommended.

Pin 2: EN/EN_A

The EN input allows normal operation when at logic "1", and turns all gate drive outputs off when at logic "0". When the mode pin is at logic "1", EN controls the entire H-bridge. When the mode pin is at logic "0", this pin becomes the ENABLE pin for half-bridge A.

Pin 3: DIR/IN_A

The function of this pin is determined by the MODE pin. When the MODE pin is at logic "1", it is the DIR pin, and when MODE is at logic "0", it is the IN_A pin.

As the DIR input, it is the direction control for the H-bridge, and determines which diagonal pair of power MOSFETs is active. A logic "1" turns on GT_A and enables GB_B , while a logic "0" turns on GT_B and enables GB_A . When implementing an anti-phase PWM control, the DIR input serves as the PWM input.

As the IN_A pin, it is the input that controls the "A" half-bridge. When at logic "1", the high-side MOSFET

is turned on, and when at logic "0", the low-side MOSFET is turned on.

Pin 4: PWM/EN_B

With the mode pin at logic "1", this pin is the PWM input. It controls the switching of the active diagonal pair. A logic "1" turns the active MOSFETs on, while a logic "0" turns it off. The QS input determines whether the bottom or both bottom and top MOSFETs are switched. When implementing an anti-phase PWM control, the PWM input is connected to a logic "1". When the mode pin is at logic "0", this pin becomes the ENABLE pin for half-bridge B.

Pin 5: QS/IN_B

With the mode pin at logic "1", this input determines whether the bottom MOSFETs of the H-bridge or both bottom and top MOSFETs switch in response to the PWM signal. A logic "1" on this input enables only the bottom MOSFETs. This is the default condition as this pin is pulled up internally. When this pin is pulled to ground, both the bottom and top MOSFETs are enabled.

This input controls the B half-bridge when the MODE pin is at logic "0". When at logic "1", the high-side MOSFET is turned on, and when at logic "0", the low-side MOSFET is turned on.

Siliconix

Pin Description (Cont'd)

Pin 6: MODE

This input determines whether the Si9978 functions as an H-bridge or as two independent half-bridges. When the MODE pin is at logic "1", the Si9978 functions as an H-bridge, and when MODE is at logic "0", it functions as two independent half-bridges.

Pin 7: BRK

When this input and MODE are at logic "1", both bottom gate drives are switched high, turning on the bottom MOSFETs. When this input is at logic "0", the Si9978 operates normally.

Pin 8: $\overline{\text{CL}}/\overline{\text{FAULT}_{\text{B}}}$

This is an open drain output which is active low. When the MODE pin is at logic "1", this pin functions as $\overline{\text{CL}}$ and indicates that the H-bridge is in current limit. It stays low for the duration of the current limit one-shot. With the MODE pin at logic "0", it serves as the FAULT output for half-bridge B to indicate when an undervoltage or overcurrent condition is detected. When indicating an overcurrent condition, the output stays low for the duration of the current limit one-shot. The FAULT output resets automatically when the condition clears.

Pin 9: FAULT/FAULTA

This is an open drain output which is switched low when an undervoltage or overcurrent condition is detected. When indicating an overcurrent condition, the output stays low for the duration of the current limit one-shot. When the MODE pin is at logic "1", this pin is the H-bridge FAULT output. With the MODE pin at logic "0", it serves as the FAULT output for half-bridge A. The FAULT output resets automatically when the condition clears.

Pin 10: NC

No internal connection.

Pin 11: R_A/C_A

The timing resistor and capacitor for the current limit one-shot are connected to this pin. The values of the resistor and capacitor determine the off time set by the one-shot. The one-shot is triggered when the current limit comparator detects an overcurrent condition.

Pin 12: R_B/C_B

The timing resistor and capacitor for the current limit one-shot are connected to this pin. The values of the resistor and capacitor determine the off time set by the one-shot. The one-shot is triggered when the current limit comparator detects an overcurrent condition.

Pin 13: IL_A + and Pin 14, IL_B +

These are the overcurrent sense inputs. Internally, they are connected to the noninverting inputs of the current limit comparators. Externally they are connected to the source(s) of the low-side MOSFET(s) and the current sense resistor.

Pin 15: GND

The GND pin is the ground return for V+ and the ground reference for the logic. Also, this is the ground reference input for the current limit comparators and is connected to the ground side of the internal 100-mV references. This pin should be connected directly to the ground side of the current sensing resistors.

Pin 16: GB_B and Pin 20, GB_A

These pins drive the gates of the low-side power MOSFETs.

Pin 17: GT_B and Pin 21, GT_A

These pins drive the gates of the high-side power MOSFETs.

Pin 18: S_B and Pin 22, S_A

These are the source connections of the high-side power MOSFETs, the drain of the external low-side power MOSFET, the negative terminal of the bootstrap capacitor, and the output for each half-bridge.

Pin 19: CAP_B and Pin 23, CAP_A

These are the connections for the positive terminals of the bootstrap capacitors C_{BA} and C_{BB} . A 0.01- μF capacitor can be used for most applications.

Pin 24: V+

This is the only external power supply required for the Si9978DW, and must be the same supply used to power the H-bridge it is driving. The Si9978DW powers the low-voltage logic, low-side gate driver, and bootstrap/charge pump circuits from self-contained voltage regulators which require only a bootstrap capacitor on the CAP pins.

No voltage sensing circuitry monitors V+ directly; however, the low-voltage, internally generated supply and the bootstrap voltage (which are derived from V+) are directly protected by undervoltage monitors.

Applications




Figure 1. Basic H-Bridge Circuit